# Product Preview **Power MOSFET** 30 V, 55 A, Single N-Channel, DPAK/IPAK

### Features

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- Three Package Variations for Design Flexibility
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

### Applications

- CPU Power Delivery
- DC–DC Converters
- Recommended for High Side (Control)

### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise stated)

Para	ameter		Symbol	Value	Unit
Drain-to-Source Vo	ltage		V <sub>DSS</sub>	30	V
Gate-to-Source Vol	Gate-to-Source Voltage			±20	V
Continuous Drain		T <sub>A</sub> = 25°C	۱ <sub>D</sub>	11.1	А
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 85°C		8.0	
Power Dissipation $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 25°C	PD	1.68	W
Continuous Drain		T <sub>A</sub> = 25°C	ID	8.9	Α
Current R <sub>θJA</sub> (Note 2)	Steady State	T <sub>A</sub> = 85°C		6.4	
Power Dissipation $R_{\theta JA}$ (Note 2)	Sidle	T <sub>A</sub> = 25°C	PD	1.07	W
Continuous Drain		$T_{C} = 25^{\circ}C$	Ι <sub>D</sub>	55	А
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 85°C		40	
Power Dissipation $R_{\theta JC}$ (Note 1)		T <sub>C</sub> = 25°C	PD	35.71	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	137	A
Current Limited by P	ackage	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	45	А
Operating Junction a Temperature	and Storage		T <sub>J</sub> , T <sub>STG</sub>	–55 to +175	°C
Source Current (Boo	ly Diode)		ا <sub>S</sub>	29.7	Α
Drain to Source dV/c			dV/dt	6	V/ns
Single Pulse Drain-t Energy (T <sub>J</sub> = 25°C, \ I <sub>L</sub> = 13 A <sub>pk</sub> , L = 1.0 n	$I_{\rm DD} = 50  \rm V,$	V <sub>GS</sub> = 10 V,	EAS	84.5	mJ
Lead Temperature for (1/8" from case for 1		Purposes	ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


This document contains information on a product under development. ON Semiconductor reserves the right to change or discontinue this product without notice.




# **ON Semiconductor®**

### http://onsemi.com


V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
30 V	8.0 mΩ @ 10 V	55 A
	12.7 m $\Omega$ @ 4.5 V	55 A



N-CHANNEL MOSFET







### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 3 of this data sheet.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{\theta JC}$	3	°C/W
Junction-to-TAB (Drain)	$R_{\thetaJC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	74.5	
Junction-to-Ambient - Steady State (Note 2)	$R_{\thetaJA}$	116.5	

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
Surface-mounted on FR4 board using the minimum recommended pad size.

### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = $25^{\circ}$ C unless otherwise specified)

Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS						-	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS}$ = 0 V, I <sub>D</sub> =	250 μΑ	30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> / T <sub>J</sub>				25		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>		T <sub>J</sub> = 25°C			1.0	
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS}$ = 0 V, $V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$ , $I_D = 250 \ \mu A$		1.5		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 30 A		6.7	8.0	mΩ
			l <sub>D</sub> = 15 A		6.7		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		10.4	12.7	mΩ
			l <sub>D</sub> = 15 A		10.4		
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 1.5 V, I <sub>E</sub>	<sub>0</sub> = 15 A		48		S
CHARGES, CAPACITANCES AND GATE	RESISTANCE			-	-	•	•
Input Capacitance	C <sub>ISS</sub>				1300		
Output Capacitance	C <sub>OSS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MH	łz, V <sub>DS</sub> = 15 V		342		рF
						1	-

Output Capacitance	C <sub>OSS</sub>	$V_{GS}$ = 0 V, f = 1.0 MHz, $V_{DS}$ = 15 V	342	pF
Reverse Transfer Capacitance	C <sub>RSS</sub>		169	
Total Gate Charge	Q <sub>G(TOT)</sub>		11	
Threshold Gate Charge	Q <sub>G(TH)</sub>		1.2	
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V, I <sub>D</sub> = 30 A	4.0	nC
Gate-to-Drain Charge	Q <sub>GD</sub>		4.7	
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS}$ = 10 V, $V_{DS}$ = 15 V, $I_{D}$ = 30 A	22	nC

### SWITCHING CHARACTERISTICS (Note 4)

Turn–On Delay Time	t <sub>d(ON)</sub>		12	
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V,	20	20
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D$ = 15 A, $R_G$ = 3.0 $\Omega$	15	ns
Fall Time	t <sub>f</sub>		4.0	

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
Switching characteristics are independent of operating junction temperatures.
Assume terminal length of 110 mils.

### **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Conc	lition	Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (No	te 4)						
Turn-On Delay Time	t <sub>d(ON)</sub>				7.0		
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 11.5 V, V	<sub>DS</sub> = 15 V,		17		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS}$ = 11.5 V, $V_{DS}$ = 15 V, I <sub>D</sub> = 15 A, R <sub>G</sub> = 3.0 $\Omega$			22		ns
Fall Time	t <sub>f</sub>				3.0		
DRAIN-SOURCE DIODE CHARACTE	RISTICS			-			
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$		0.9	1.2	
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 30 A	T <sub>J</sub> = 125°C		0.76		V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/µs,			13.0		
Charge Time	t <sub>a</sub>				7.0		ns
Discharge Time	t <sub>b</sub>	I <sub>S</sub> = 30	A		6.0		
Reverse Recovery Charge	Q <sub>RR</sub>				4.0		nC
PACKAGE PARASITIC VALUES							
Source Inductance (Note 5)	L <sub>S</sub>				2.49		nH
Drain Inductance, DPAK	L <sub>D</sub>				0.0164		
Drain Inductance, IPAK (Note 5)	L <sub>D</sub>	T <sub>A</sub> = 25°C			1.88		1
Gate Inductance (Note 5)	L <sub>G</sub>				3.46		
Gate Resistance	R <sub>G</sub>				1.0		Ω

3. Pulse Test: pulse width  $\leq$  300 µs, duty cycle  $\leq$  2%.

Switching characteristics are independent of operating junction temperatures.
Assume terminal length of 110 mils.


#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTD4960NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4960N-1G	IPAK (Pb-Free)	75 Units / Rail
NTD4960N-35G	IPAK Trimmed Lead (Pb-Free)	75 Units / Rail

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE) CASE 369AA-01 **ISSUE A** 



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROL LING DIMENSION: INCH 2.


		INCHES	MILLIMETERS
•	CON	I ROLLING DIME	

	INC	HES	MILLIN	IETERS		
DIM	MIN	MAX	MIN	MAX		
Α	0.235	0.245	5.97	6.22		
В	0.250	0.265	6.35	6.73		
С	0.086	0.094	2.19	2.38		
D	0.025	0.035	0.63	0.89		
Е	0.018	0.024	0.46	0.61		
F	0.030	0.045	0.77	1.14		
Н	0.386	0.410	9.80	10.40		
J	0.018	0.023	0.46	0.58		
L	0.090	BSC	2.29	BSC		
R	0.180	0.215	4.57	5.45		
S	0.024	0.040	0.60	1.01		
U	0.020		0.51			
V	0.035	0.050	0.89	1.27		
Z	0.155		3.93			

STYLE 2:

PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN

**SOLDERING FOOTPRINT\*** 




\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### PACKAGE DIMENSIONS

#### 3 IPAK, STRAIGHT LEAD CASE 369AC-01

ISSUE O



DIMENSION A DOES NOT INCLUDE DAMBAR POSITION OR MOLD GATE. 4 INCHES MILLIMETERS DIM MIN MAX MIN MAX 0.235 0.245 5.97 Α 6.22 в 0.250 0.265 6.35 6.73 С 0.086 0.094 2.19 2.38 **D** 0.027 0.035 0.69 0.88 0.018 0.023 0.46 0.58 Е F 0.037 0.043 0.94 1.09 G 0.090 BSC 2 29 BSC H 0.034 0.040 0.87 1.01 J 0.018 0.023 0.46 0.58 к 0.134 0.142 3.40 3.60

**W** 0.000 0.010 0.000 0.25

4.57 5.46

1.27

0.89


1.. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2.. CONTROLLING DIMENSION: INCH.

SEATING PLANE IS ON TOP OF DAMBAR POSITION.

IPAK (STRAIGHT LEAD DPAK)	
CASE 369D-01	

z

ISSUE B



NOTES: 1. DIMENSIONING AND TOLERANCING PER

DRAIN
SOURCE
DRAIN

NOTES:

3.

 DIMENSIONING AND TOLERANCING PEL ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: INCH.

**R** 0.180 0.215

V 0.035 0.050

	INCHES MILLIN		MILLIN	IETERS		
DIM	MIN MAX		MIN	MAX		
Α	0.235	0.245	5.97	6.35		
В	0.250	0.265	6.35	6.73		
С	0.086	0.094	2.19	2.38		
D	0.027	0.035	0.69	0.88		
Е	0.018	0.023	0.46	0.58		
F	0.037	0.045	0.94	1.14		
G	0.090	) BSC	2.29 BSC			
Н	0.034	0.040	0.87	1.01		
J	0.018	0.023	0.46	0.58		
κ	0.350	0.380	8.89	9.65		
R	0.180	0.215	4.45	5.45		
S	0.025	0.040	0.63	1.01		
V	0.035	0.050	0.89	1.27		
Ζ	0.155		3.93			
STYLE 2: PIN 1. GATE						

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the beddy, or other application in which the failure of the SCILLC product culd create a situation where personal injury or death associated with such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to all application teges for gene manufacture of the part. SCILLC and its officers, employees, subsidiaries, and lastributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTD4960N/D